Join
today
Boliven PRO is more than just patent search
- Build and save lists using the powerful Lists feature
- Analyze and download your search results
- Share patent search results with your clients
Patents »
US5368687: Semiconductor processing method of etching insulating inorganic metal oxide materials and method of cleaning metals from the surface of semiconductor wafers
Filing Information
Patent Family
32 Claims, No Drawings
Abstract
In one aspect of the invention, a semiconductor processing method includes the following steps: a) providing a layer of an insulating inorganic metal oxide material atop a semiconductor wafer; b) subjecting the wafer with exposed insulating inorganic metal oxide material to dry etching conditions using a halogen or pseudohalogen based chemistry to react the insulating inorganic metal oxide material into solid halogenated or pseudohalogenated material; and c) reacting the solid halogenated or pseudohalogenated material with a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and to form a gaseous halogenated or pseudohalogenated species which are expelled from the wafer. In another aspect, a semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer includes the following steps: a) subjecting a semiconductor wafer having exposed metal to a dry halogen or pseudohalogen gas to react the metal into solid halogenated or pseudohalogenated material; and b) reacting the solid halogenated or pseudohalogenated material with a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, and to form a gaseous halogenated or pseudohalogenated species, the complex and species being expelled from the wafer. Alternately, the metal is directly incorporated with the gaseous organic ligand precursor without previous halogenation.
- 1. A semiconductor processing method comprising the following steps:providing a layer of an insulating inorganic metal oxide material atop a semiconductor wafer;subjecting the wafer with exposed insulating inorganic metal oxide material to dry etching conditions using a halogen or pseudohalogen based chemistry to react the insulating inorganic metal oxide material into solid halogenated or pseudohalogenated material; andreacting the solid halogenated or pseudohalogenated material with a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and to form a gaseous halogenated or pseudohalogenated species which are expelled from the wafer.
- 22. A semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer, the method comprising the following steps:subjecting a semiconductor wafer having exposed metal to a dry halogen or pseudohalogen gas to react the metal into solid halogenated or pseudohalogenated material; andreacting the solid halogenated or pseudohalogenated material with a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, and to form a gaseous halogenated or pseudohalogenated species, the complex and species being expelled from the wafer.
- 28. A semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer comprising subjecting a semiconductor wafer having exposed metal to a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, the organic ligand precursor comprising an aromatic compound, the complex being expelled from the wafer.
- 29. A semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer comprising subjecting a semiconductor wafer having exposed metal to a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, the organic ligand precursor comprising a material which upon reaction with the metal forms a metal organic coordination complex which is heterocyclic, the complex being expelled from the wafer.
- 30. A semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer comprising subjecting a semiconductor wafer having exposed metal to a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, the organic ligand precursor comprising cyclopentadiene or a cyclopentadiene derivative, the complex being expelled from the wafer.
- 31. A semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer comprising subjecting a semiconductor wafer having exposed metal to a gaseous organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, the organic ligand precursor comprising a fused polycyclic, the complex being expelled from the wafer,
- 32.32. A semiconductor processing method of removing or otherwise cleaning metal from a semiconductor wafer comprising subjecting a semiconductor wafer having exposed metal to a organic ligand precursor to form a gaseous metal organic coordination complex incorporating the organic ligand precursor and metal, the organic ligand precursor comprising a betadiketone which upon reaction with the metal forms a metal organic coordination complex which is heterocyclic, the complex being expelled from the wafer.
References Cited
U.S. Patent Documents
Other Publications
| "Plasma Etching of PLT-Thin Films and Bulk PLZT Using Fluorine- and Chlorine Based Gases"; Poor et al., Mater. Res. Soc. Symp. Proc.; 200; abstract only; 1990. |
| K. Koyama et al., "A Stacked Capacitor With (Ba.sub.x SR.sub.1-x)TiO.sub.3 For 256M DRAM," IEDM 91, 824. |
Referenced By
| Document Number | Assignee | Inventors | Issue/Pub Date |
|
US6576547
|
Micron Technology, Inc.
|
Li Li
|
Jun 2003
|
|
US6749717
|
Micron Technology, Inc.
|
Gurtej S. Sandhu et al.
|
Jun 2004
|
|
US6585909
|
National Institute of Advanced Industrial Science & Technology
|
Tetsuo Tsuchiya et al.
|
Jul 2003
|
|
US6828228
|
Micron Technology, Inc.
|
Li Li
|
Dec 2004
|
|
US6554910
|
Micron Technology, Inc.
|
Gurtej S. Sandhu et al.
|
Apr 2003
|
|
US7137061
|
Infineon Technologies AG
|
Jrgen Blank
|
Nov 2006
|
|
US6514425
|
Agency of Industrial Science and Technology
|
Akira Sekiya et al.
|
Feb 2003
|
|
US7470631
|
Micron Technology, Inc.
|
Li Li
|
Dec 2008
|
|
US6747359
|
Micron Technology, Inc.
|
Li Li
|
Jun 2004
|
|
US7700497
|
Micron Technology, Inc.
|
Li Li
|
Apr 2010
|
|
US6065481
|
FSI International, Inc.
|
Robert T. Fayfield et al.
|
May 2000
|
|
US5814238
|
Sandia Corporation
|
Ashby; Carol I. H. et al.
|
Sep 1998
|
|
US5773363
|
Micron Technology, Inc.
|
Garo J. Derderian et al.
|
Jun 1998
|
|
US5782986
|
FSI International
|
Jeffery W. Butterbaugh et al.
|
Jul 1998
|
|
US6299724
|
FSI International, Inc.
|
Robert T. Fayfield et al.
|
Oct 2001
|
|
US6284146
|
Samsung Electronics Co., Ltd.
|
Jin-hong Kim et al.
|
Sep 2001
|
|
US5873977
|
Sharp Kabushiki Kaisha
|
Seshu B. Desu et al.
|
Feb 1999
|
|
US6177145
|
Micron Technology, Inc.
|
Garo J. Derderian et al.
|
Jan 2001
|
|
US5893758
|
Micron Technology, Inc.
|
Gurtej S. Sandhu et al.
|
Apr 1999
|
|
US5650015
|
Nippon Sanso Corporation
|
Ichizo Kobayashi
|
Jul 1997
|
|
EP1511073
|
INTEL CORPORATION
|
Justin K. Brask et al.
|
Mar 2005
|
|
EP1014433
|
National Institute of Advanced Industrial Science and Technology
|
SEKIYA, Akira, Nat. Inst. Materials et al.
|
Apr 2009
|
|
EP0795896
|
ROHM Co., Ltd.
|
Kamisawa, Akira, et al.
|
Sep 1997
|
|
EP0823726
|
SIEMENS AKTIENGESELLSCHAFT
|
Hintermaier, Frank, Dr. et al.
|
Feb 1998
|
Patent Family
The current document is not in a family.
Boliven’s Predicted Expiration Date includes in its calculation the number of days of patent term adjustment a U.S. patent is entitled. The Predicted Expiration Date does not, currently, include in its calculation the payment of maintenance fees, the filing of any disclaimer(s), and/or patent term extension, but Boliven is working to include this information in the near future.